Synopsys VC Static vV-2023.12

Synopsys, Inc. has released VC Static vV-2023.12 is a high capacity, high performance formal verification solution that includes best-in-class algorithms, methodologies, databases and user interfaces.

VC Static Verification Platform offers next-generation comprehensive Formal Verification solution (VC Formal) and Low Power verification solution (VC LP). This advanced platform centric seamless integration of various static verification applications provides 3-5x better performance and capacity to enable efficient and effective verification of the largest System-on-Chip (SoC) designs. The best-in-class technology has unique offerings in terms of ease-of-use, compatibility with Synopsys DC and ICC for use model and flows, accuracy of results, precise reporting and advanced debug infrastructure.

Learn About VC Formal Apps: Automated Extracted Properties (AEP) | Synopsys


Using formal verification to catch design bugs does not require formal expertise. Synopsys VC Formal AEP app is designed to help designers and verification engineers catch many kinds of design errors by automatically extracting properties in the design.
Synopsys, Inc. is the world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia.

Owner: Synopsys
Product Name: VC Static
Version: vV-2023.12
Supported Architectures: x86_64
Website Home Page : www.synopsys.com
Languages Supported: english
System Requirements: Linux *
Size: 11.4 Gb