Phase-Locked Loop Synthesizer Simulation (Repost)
Giovanni Bianchi, "Phase-Locked Loop Synthesizer Simulation"
English | ISBN: 0071453717 | 2005 | 304 pages | PDF | 10,7 MB
English | ISBN: 0071453717 | 2005 | 304 pages | PDF | 10,7 MB
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessary for radio & wireless. This book describes how to calculate PLL performances by using standard mathematical or circuit analysis programs. Theoretical descriptions are limited to the minimum needed to explain how to perform calculations. Although presented methods of analysis can be implemented with many commercial programs, their description always refers to Mathcad and SIMetrix.